ABSTRACT
INTRODUCTION
The fast growing market in wireless communications has led to the need for low-power, low-noise voltage controlled oscillators. Especially for mobile wireless communications, low power operations are of very importance as the battery lifetime depends on the power consumption. Quadrature signals can be generated by feeding the differential outputs of the VCO to a poly phase filter [1, 2] , letting the VCO work at double the desired frequency and pass through frequency division [3, 4] , and coupling identical LC VCO circuits [5, 6] to each other. The poly phase filter approach introduces substantial power consumption due to the attenuation by the resistance and the capacitance in the circuit. The frequency dividing approach avoids the pushing/pulling effect on the VCO, however, the existence of frequency divider and high frequency VCO result in increased power consumption.
A more attractive approach to direct quadrature synthesis relies on the possibility of effective coupling of two identical LC VCO circuits. The first coupling approach is the best known parallel coupling [7] , where coupling between the two VCOs is enforced by transistors. While this coupling 33 delivers low power, low amplitude and phase errors, it produces high phase noise. Introducing a phase shifter as reported in [8] offers better phase noise performance, however it increases the power consumption. Several other coupling techniques have been reported like back gate coupling [9] , superharmonic coupling [10] , and transformer coupling [11] . In addition to this current reused QVCOs are also proposed [12] . However these approaches have their own merits and demerits, the urge of low power design of QVCO while maintaining low phase and amplitude errors still exists.
In this work an attempt is made to make use of the VCO, reported [13, 14] , to design a low power QVCO.
PROPOSED QVCO TOPOLOGY
The QVCO is designed to oscillate at 2.4 GHz, and to determine the impact on the performance parameters. Fig. 3(a) shows the LC VCO employed in this work. LC VCO provides outstanding phase noise and jitter performance at high frequencies compared to other topologies. Cross coupled pair LC VCO topology is selected for this design due to its high output voltage swing, balanced differential output and symmetrical structure. From the well known theory of oscillators, the positive feedback transistors M 3 and M 4 are used to achieve negative input resistance, with which positive resistance of LC resonant circuit might be eliminated bringing on zero-dampen oscillating property. PMOS transistors M 1 and M 2 are used to generate the required bias current. However, this topology provides the above merits, it contains an inductor and a varactor in its tank circuit which are large area components. In order to reduce the die area of the resonant circuit, MWCNT based pulse inductor is integrated with Micro scale varactor.
In order to reduce the required supply voltage and to eliminate additional noise contribution, the tail current transistors in a conventional cross-coupled VCO can be replaced by on-chip inductors [15] . Table 1 . (9) where the coefficients of the numerator and denominator are as follows: 
The circuit oscillates if equation (9) is equal to -1, and at the oscillation frequency o ω , With proper assumptions and simplifications the oscillation frequency can be approximated as
Assuming L 1 = L 2 = L P and R 1 = R 2 = R P equation (13) and (14) 
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From equation (13) it is seen that the oscillation frequency has two parts, in its theoretical derivation. (15) it is noticed that the fixed capacitance C 1 increases (since < 1) the trans-conductance which helps us to initiate successful oscillations.
As conventional LC Voltage Controlled Oscillators,
Therefore, a design trade off is established between the tuning range and the trans-conductance based on C 1 . Moreover, m g should be maintained to a value with which oscillations can occur. However a reasonable tuning range can be obtained using the four plate Micro scale varactor . It can be concluded that by selecting suitable and optimal values for the capacitors better theoretical performance can be seen from the designed oscillator.
LAYOUT DESIGN
Layout of the proposed QVCO is designed using a 90nm CMOS process in Microwind environment.
The CMOS section of the QVCO structure is symmetrical. The active layout area of the QVCO is 710um x 760um, including the bonding pads. The distance between the components is minimized in order to reduce the phase noise, and the layout is made as symmetrical and compact as possible to ensure differential operation and reduce parasitic inductance or capacitance.
SIMULATION RESULTS AND DISCUSSION
The time referenced oscillation shown in Fig 5 is 
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The simulation results of phase noise using HB method with ADS is shown in Fig. 6 . Since the proposed QVCO is operated under ultra low dc voltage, the cross coupled transistors are potentially biased in the weak inversion region. The phase noise is simulated as -134 dBc/Hz at an offset frequency of 1 MHz from the carrier frequency. It is noted that, for low power operations the cross coupled transistors may contribute more noise to the LC tank as the supply voltage decreases. Hence, it imposes a fundamental limiation on the phase noise of the QVCO for ultra low power and low voltage application. When the tank circuit impedance is lowered, the start-up gain gain is reduced as well as output voltage swing. Hence the value of the tank circuit impedance is carefully chosen to avoid these issues.
The quality factor of the resonant circuit at 2.4 GHz is calculated as 69, which provides a quality factor of 63 for the QVCO at the same frequency. With the additional circuitry included, the quality factor of the QVCO has been predicted as 60 at 2.4 GHz. The gate-source and the drain source capacitance of the PMOS and NMOS transistors are measured between 0 to 3.5 fF. 
